Tag Archive: Nanoboard

Oct 04

First Commercial Success

IMG_20130930_205452

After ordering the wrong buffer chip for my Logic Cube I started poking around and managed to get a commercial rom to run.  It seems my issues are a result of timing problems with my new memory mapping module.  The attempt shown below locked up at the title screen but I have since managed to …

Continue reading »

Sep 29

Back To Work

IMG_20130929_163515

It’s been a little while since I’ve posted any progress on any of my projects.  I’ve been recently employed as a full time design engineer and have finally transitioned back into a schedule that allows me to work on some of my own interests again.  I’ve started up working on my NES emulator and had …

Continue reading »

Apr 17

NES FPGA : Mini Breakthroughs

IMG_20130416_013526

I’ve made significant progress since my first stumbling block.  I’ve rewritten my 6502 core so that it is synthesizable and have successfully deployed it to my nanoboard.  I have been able to tweak the data bus such that I can communicate with the internal cartridge, my PPU, and the external SRAM available on the nanoboard.  This has …

Continue reading »

Aug 14

FPGA NES: VGA (Part 3)

P1040753

A video engineer, or really anybody who cares, would tell you that I’ve created a pretty inaccurate representation of the SMPTE color bar test pattern. As I’m not actually trying to calibrate any monitors I don’t fall into this category. I’ve modeled my test screen off of the Wikipedia description of SMPTE color bars. This …

Continue reading »

Aug 09

FPGA: 4 Bit Counter

Altium 8 Bit Converter Schematic

The heart of the VGA controller described in previous articles is a modified binary counter. The VHDL code provided below is a simple 4 bit counter with clock enable and reset inputs. The  4BitCounter_Test file provides a testbench to stimulate the counter and verify it’s operation. A counter can also be implemented as an altium …

Continue reading »

Older posts «