EngineeredEntropy

Author's details

Date registered: May 24, 2012

Latest posts

  1. PSoC 5LP Composite Video Decoder — September 15, 2017
  2. New Projects — September 15, 2017
  3. First Commercial Success — October 4, 2013
  4. Back To Work — September 29, 2013
  5. NES FPGA: Some Tricks Required — July 19, 2013

Most commented posts

  1. dllhost.exe High Processor Usage Fix — 3 comments
  2. FPGA NES: VGA (Part 3) — 1 comment

Author's posts listings

Sep 15

PSoC 5LP Composite Video Decoder

As I mentioned previously I’ve been doing some work with the PSoC Family of microcontrollers from Cypress.  One of my more recent projects has been a Composite video decoder prototype.  All processing for this project is done inside of the PSoC with the only external component being a terminating resistor.  Really all of the processing …

Continue reading »

Sep 15

New Projects

It’s been a little while.  A lack of time and interesting projects combined to keep me from posting.  I bought a 3D printer some time ago but that’s mainly been a story about an EE learning how to use 3D modeling software.  I’ve become pretty proficient with it though and may try to include it …

Continue reading »

Oct 04

First Commercial Success

After ordering the wrong buffer chip for my Logic Cube I started poking around and managed to get a commercial rom to run.  It seems my issues are a result of timing problems with my new memory mapping module.  The attempt shown below locked up at the title screen but I have since managed to …

Continue reading »

Sep 29

Back To Work

It’s been a little while since I’ve posted any progress on any of my projects.  I’ve been recently employed as a full time design engineer and have finally transitioned back into a schedule that allows me to work on some of my own interests again.  I’ve started up working on my NES emulator and had …

Continue reading »

Jul 19

NES FPGA: Some Tricks Required

I’ve run into a bit of a road block with my NES Emulation.  I’ve been trying to keep as much of the project as possible in standard VHDL without relying on pre-built libraries or modules.  In order to make testing, as well as end-result use, easier I’d like to be able to load files off …

Continue reading »

Older posts «